Integrated circuit (IP) cores implementing embedded field programmable gate arrays (FPGAs) with clusters of multiplier-accumulators (MACs) optimized for neural network inference; downloadable software for programming the embedded field programmable gate array (FPGA) integrated circuit (IP) cores using neural network description models; instructional documentation and user guides, sold as a unit, for use with the foregoing